

1072 02360
10/02/01
10/16/01
13/16

JG61089

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10023910	FILING DATE 12/18/2001	CLASS 438	SUBCLASS 0	GAU 2825	EXAMINER V. Yel / 10/16/01
*APPLICANTS: Solomon Glenn; Miller David; Ueda Tetsuzo;					
**CONTINUING DATA VERIFIED: <i>yes 14</i> THIS APPLICATION IS A DIV OF 09/293,620 04/16/1999					
BEST AVAILABLE COPIE					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>		ATTORNEY DOCKET NO.	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		CBL-104/DIV	
Verified and Acknowledged Examiner's initials					
TITLE : Dual process semiconductor heterostructures					
U.S. DEPT. OF COMMERCE, U.S. PAT. & TM. OFFICE (2001) 12-950					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	
		Total Claims 12	Print Claim for O.G 1
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg. 5	Figs. Drwg. 8
		Print Fig. 46	
TERMINAL		Primary Examiner	
DISCLAIMER		Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

DISK (CRF)

CD-ROM

(Attached in pocket on right inside flap)